H03L 7/081

Sub-Class

Watch 10Status Updates

Stats

Description

Class  H03L : AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES


Subclass 7/081: Automatic control of frequency or phase; Synchronisation (tuning of resonant circuits in general H03J; synchronising in digital communication systems, see the relevant groups in class H04) using a reference signal applied to a frequency- or phase-locked loop Details of the phase-locked loop provided with an additional controlled phase shifter

Recent Patents

Patent #TitleFiling DateIssue DatePatent Owner
12267077 DLL circuit, time difference amplifier circuit, and distance-measuring imaging deviceJun 11, 21Apr 01, 25NUVOTON TECHNOLOGY CORPORATION JAPAN
12267078 Synchronizing digital deviceJul 14, 23Apr 01, 25SMI STMicroelectronics S.r.l
12267079 Clock and data recovery deviceJun 30, 23Apr 01, 25Silicon Mitus, Inc.; Hangzhou Silicon-Magic Semiconductor Technology Co., Ltd.;
12249996 Counter design for a time-to-digital converter (TDC)May 10, 22Mar 11, 25Shaoxing Yuanfang Semiconductor Co., Ltd.
12231126 System and method for generating sampling strobe for sampling an input signalMar 29, 23Feb 18, 25Keysight Technologies, Inc.
12231132 Systems and methods for PLL duty cycle calibrationMar 13, 23Feb 18, 25Apple Inc.
12212646 Power efficient circuits and methods for phase alignmentOct 27, 22Jan 28, 25RAMBUS INC.
12201144 Hookah deviceJun 08, 22Jan 21, 25Shaheen Innovations Holding Limited
12206420 Duty cycle monitoring method and apparatus for memory interfaceJul 18, 23Jan 21, 25Electronics and Telecommunications Research Institute
12206421 IC with delay-locked loop with widened lock rangeFeb 21, 24Jan 21, 25SambaNova Systems, Inc.
12199618 Duty-cycle corrector circuitJan 16, 24Jan 14, 25Taiwan Semiconductor Manufacturing Company Ltd.
12199619 Cascaded phase interpolator topology for quadrature-rate multilevel pulse amplitude modulation data samplingJun 27, 23Jan 14, 25NVIDIA Corporation
12199620 Clock data recovery circuitApr 20, 23Jan 14, 25Himax Technologies Limited
12199623 Apparatus and method to calibrate clock phase mismatchesMar 17, 21Jan 14, 25Intel Corp.
12189063 Distance-measuring imaging deviceJun 11, 21Jan 07, 25NUVOTON TECHNOLOGY CORPORATION JAPAN
12191770 System and method for multi-phase power conversion and controlOct 19, 22Jan 07, 25Halo Microelectronics International
12191866 Linear prediction to suppress spurs in a digital phase-locked loopSep 03, 22Jan 07, 25Not available
12191869 Control circuit for an electronic converter, related integrated circuit, electronic converter and methodNov 08, 22Jan 07, 25STMicroelectronics S.r.l.
12191870 Clock jitter and spurious tone cancellation system using optical delayJan 31, 23Jan 07, 25CISCO TECHNOLOGY, INC.
12191897 Local oscillator (LO) generation for carrier aggregation in phased array front endsJan 02, 24Jan 07, 25Intel Corp.

more results

Recent Publications

Publication #TitleFiling DatePub DatePatent Owner
2025/0119,131 HIGH-SENSITIVITY DELAY CELLS AND CIRCUITS OF DETECTING THRESHOLD VOLTAGEApr 04, 24Apr 10, 25Samsung Electronics Co. Ltd.; UIF (UNIVERSITY INDUSTRY FOUNDATION), YONSEI UNIVERSITY;
2025/0119,148 CLOCK BUFFEROct 25, 24Apr 10, 25Not available
2025/0119,149 MEMORY DEVICE AND STORAGE DEVICE INCLUDING THE SAMESep 26, 24Apr 10, 25Not available
2025/0105,864 ADAPTIVE SPATIAL FILTERING AND OPTIMAL COMBINING OF ANALOG-TO-DIGITAL CONVERTERS (ADCS) TO MAXIMIZE DYNAMIC RANGE IN DIGITAL BEAMFORMING SYSTEMSDec 06, 24Mar 27, 25Not available
2025/0096,806 ERROR DETECTORS AND MEMORY DEVICES HAVING ERROR DETECTORS THEREIN, AND METHODS OF PERFORMING ERROR DETECTIONApr 16, 24Mar 20, 25Not available
2025/0096,809 DELAY-LOCKED LOOP (DLL) WITH BINARY SEARCH LOCKING AND DEAD CLOCK DETECTIONSep 20, 23Mar 20, 25Not available
2025/0097,004 CASCADE COMMUNICATION DEVICE AND METHOD AND BATTERY MANAGEMENT SYSTEMSep 09, 24Mar 20, 25Not available
2025/0088,193 SYSTEMS AND METHODS FOR DRIVER CALIBRATION IN DIE-TO-DIE INTERFACESSep 13, 23Mar 13, 25Advanced Micro Devices Inc.
2025/0088,194 ANALOG-TO-DIGITAL CONVERTER (ADC) CLOCK PHASE CONTINUITY ACROSS USER EQUIPMENT MICROSLEEP MODESep 08, 23Mar 13, 25Not available
2025/0080,120 TIME-TO-DIGITAL CONVERTER STOP TIME CONTROLNov 19, 24Mar 06, 25Agilent Technologies Texas Instruments Incorporated
2025/0070,789 METHOD AND APPARATUS FOR CLOCK AND DATA ALIGNMENT THAT REDUCES POWER CONSUMPTIONNov 12, 24Feb 27, 25Ciena Corporation
2025/0062,768 VOLTAGE DROOP MONITOR AND VOLTAGE DROOP MONITORING METHODNov 05, 24Feb 20, 25Taiwan Semiconductor Manufacturing Company Ltd.
2025/0062,769 Low Noise, Supply Rejecting Linear Phase InterpolatorNov 12, 23Feb 20, 25Not available
2025/0049,112 HOOKAH DEVICEOct 30, 24Feb 13, 25Not available
2025/0055,466 FLEXIBLE PHASE-LOCK LOOP GEAR SHIFTINGAug 08, 24Feb 13, 25Not available
2025/0047,270 DELAY CALIBRATION CIRCUIT AND DELAY CALIBRATION METHOD THEREOFDec 30, 23Feb 06, 25Not available
2025/0038,750 DELAY LOCKED LOOP AND SEMICONDUCTOR MEMORY DEVICEJun 27, 24Jan 30, 25WINBOND ELECTRONICS CORP.
2025/0030,425 Digitally Calibrated Programmable Clock Phase Generation CircuitOct 08, 24Jan 23, 25AyDeeKay LLC dba Indie Semiconductor
2025/0021,055 USING TIME-TO-DIGITAL CONVERTERS TO DELAY SIGNALS WITH HIGH ACCURACY AND LARGE RANGEMay 24, 24Jan 16, 25Not available
2025/0023,571 FAST TRACKING PLL WITH ANALOG MIXER FOR PHASE DETECTIONNov 30, 22Jan 16, 25Arizona Board of Regents on behalf of Arizona State University

more results

Top Owners in This Subclass

Upgrade to the Professional Level to view Top Owners for this Subclass.Learn More

Patents Issued To Date - By Filing Year

Average Time to Issuance