Memory device configured to alternately apply an erase voltage and an inhibit voltage

Number of patents in Portfolio can not be more than 2000

United States of America

PATENT NO RE50306
SERIAL NO

17666283

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

id='REI-00001' date='20250218' A memory device comprises: a first memory cell, and a second memory cell different from the first memory cell, wherein the first memory cell and the second memory cell are included in same memory block; a first word line connected to the first memory cell; a second word line, different from the first word line, connected to the second memory cell; an address decoder which applies one of an erase voltage and an inhibit voltage different from the erase voltage to each of the first and second word lines; and a control logic which controls an erasing operation on the memory block, using the address decoder, wherein while the erasing operation on the memory block is executed, the inhibit voltage is applied to the first word line after the erase voltage is applied, and the erase voltage is applied to the second word line after the inhibit voltage is applied.id='REI-00001' id='REI-00002' date='20250218' The present disclosure provides a memory device for detecting a word line bridge defect through erase verification of the memory device. The memory device comprises: a first memory cell and a second memory cell; a first word line connected to the first memory cell; a second word line connected to the second memory cell; an address decoder which is configured to apply one of an erase voltage and an inhibit voltage to each of the first and second word lines; and a control logic which is configured to control an erasing operation on the memory block, using the address decoder, wherein while the erasing operation on the memory block is executed, the inhibit voltage is applied to the first word line after the erase voltage is applied, and the erase voltage is applied to the second word line after the inhibit voltage is applied.id='REI-00002'

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SAMSUNG ELECTRONICS CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Choi, Yong Hyuk Suwon-si, KR 6 34
Im, Jung No Suwon-si, KR 4 16
Nam, Sang Wan Hwaseong-si, KR 11 39
Park, Jun Yong Seoul, KR 49 186

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Aug 18, 2028
7.5 Year Payment $3600.00 $1800.00 $900.00 Aug 18, 2032
11.5 Year Payment $7400.00 $3700.00 $1850.00 Aug 18, 2036
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00