ESD protection design with turn-on restraining method and structures
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 28, 2012
Grant Date -
N/A
app pub date -
Nov 9, 2006
filing date -
Feb 2, 2001
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The present invention is directed to an electrostatic discharge (ESD) device with an improved ESD robustness for protecting output buffers in I/O cell libraries. The ESD device according to the present invention uses a novel I/O cell layout structure for implementing a turn-on restrained method that reduces the turn-on speed of an ESD guarded MOS transistor by adding a pick-up diffusion region and/or varying channel lengths in the layout structure.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully