Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
EDAN INSTRUMENTS INC	NO 15 JINHUI ROAD JINSHA COMMUNITY KENGZI STREET PINGSHAN NEW DISTRICT SHENZHEN GUANGDONG 518000 SHENZHEN CITY GUANGDONG PROVINCE 518000

International Classification(s)

• 1402:DATA PROCESSING EQUIPMENT AS WELL AS PERIPHERAL AP....

• 2016 Application Filing Year
• 1402 Class
• 1047 Applications Filed
• 1047 Patents Issued To-Date
• 100 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Henderson, Richard	Sunnyvale, US	73	1267
# of filed Patents : 73 Total Citations : 1267
Murphy, Sean	Sunnyvale, US	97	1752
# of filed Patents : 97 Total Citations : 1752

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 0 Citation Count
• 1402 Class

• 0 % this patent is cited more than
• 8 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
7.5 Year Payment	$3600.00	$1800.00	$900.00	Mar 26, 2025
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Mar 26, 2029

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 7.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent No: 4892836

Method for manufacturing semiconductor integrated circuits including CMOS and high-voltage electronic devices

---

Abstract

---

This method, requiring a reduced number of process phases and providing an efficient, high-voltage structure, comprises forming a P-well region of the N-channel transistor of a CMOS device, by means of boron atom implant through a protective mask, forming at least one insulation region surrounding the CMOS device, forming edge regions having the same conductivity type as the insulation region but with a smaller concentration of impurities on at least one part of the insulation region and in the high-voltage electronic devices by means of the same boron atom implant used to form the P-well region.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

 

• FPAY2001
• FPAY1997
• FPAY1993
• I1990
• STCF1989
• F1987
• AS1987
• PD1986

Date	Code	Event	Description
Jun 21, 2001	FPAY	FEE PAYMENT	year of fee payment: 12
Jun 26, 1997	FPAY	FEE PAYMENT	year of fee payment: 8
Jun 24, 1993	FPAY	FEE PAYMENT	year of fee payment: 4
Jan 09, 1990	I	Issuance
Nov 06, 1989	STCF	INFORMATION ON STATUS: PATENT GRANT	free format text: PATENTED CASE
Mar 23, 1987	F	Filing
Mar 10, 1987	AS	ASSIGNMENT	free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:ANDREINI, ANTONIO;CONTIERO, CLAUDIO;GALBIATI, PAOLA;REEL/FRAME:004695/0110 Owner name: SGS MICROELETTRONICA S.P.A., STRADALE PRIMSOLE 50 Effective Date: Mar 10, 1987
Mar 27, 1986	PD	Priority Date