Portable battery jumper
Number of patents in Portfolio can not be more than 2000
United States of America Design
Stats
-
Nov 18, 2003
Grant Date -
N/A
app pub date -
Sep 13, 2002
filing date -
Sep 13, 2002
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance
Loading Importance Indicators...

Calculated Rating
US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
Not Available
First Claim
all claims..Other Claims data not available
Family
+
−
- No Family data available.
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
SUNEX INTERNATIONAL INC | POST OFFICE BOX 4215 GREENVILLE SC 29608 |
International Classification(s)

- 2002 Application Filing Year
- 1302 Class
- 2 Applications Filed
- 2 Patents Issued To-Date
- 100 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Hulden, Richard M | Taylors, SC | 11 | 267 |
# of filed Patents : 11 Total Citations : 267 | |||
James, Chad | Taylors, SC | 29 | 450 |
# of filed Patents : 29 Total Citations : 450 |
Cited Art Landscape
- No Cited Art to Display
Loading Cited Art Landscape... 

Patent Citation Ranking
- 27 Citation Count
- 1302 Class
- 0 % this patent is cited more than
- 22 Age
Forward Cite Landscape
- No Forward Cites to Display
Loading Forward Cite Landscape... 

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text
US Patent Application No: 2018/0024,192
TEST PATTERN COUNT REDUCTION FOR TESTING DELAY FAULTS
Abstract
One or more non-transitory computer-readable storage media is provided, the storage media is configured to store instructions that, when executed by a processor included in an apparatus, cause the processor to perform operations comprising: identify a plurality of transition faults that is to possibly occur in a circuit; generate a plurality of modified fault expressions, at least one of the plurality of modified fault expressions being associated with a corresponding transition fault of the plurality of transition faults; identify a plurality of test patterns, wherein at least one test pattern of the plurality of test patterns results in satisfiability of corresponding one or more of the plurality of modified fault expressions; and output the plurality of test patterns to a testing arrangement to test the circuit
Description
Claims
Claims data not available

Legal Events
- No Legal Status data available.

Matter Detail

Country:
Application No:
Patent No:
Application Publication No:
Status:
Priority Date:
Filing Date:
Matter Type:
Local Registration No:
Docket No:
Secondary System Identifier (SSI):
Customer Application No:
Filing Type:
Request for Examination Date:
Parent Filing Date:
Complete Specification Date:
PCT Filing Date:
National Entry Date:
First Publication Date:
Allowance Date:
Grant Date:
Grant Publication Date:
Claims:
Independent Claims:
Law Firm:
Renewals Detail

Applicant:
Applicant ID:
Entity Size:
Renewal Status:
Renewal Base Date:
Renewal Trigger Date: