Apparatus and method for selectively disabling one or more analog circuits of a processor during a low power state of the processor
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 12, 2018
Issued Date -
N/A
app pub date -
Mar 25, 2016
filing date -
Dec 19, 2011
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A disable module may be coupled to an analog circuit of an electronic circuit. The disable module may detect an input voltage that is supplied to the analog circuit, and may disable (such as by powering off) the analog circuit if the input voltage is below a reference value. The reference value may be set at a voltage level at or below a maximum voltage that may be present across a transistor in the analog circuit. Accordingly, the analog circuit may be disabled without damage to the transistors of the analog circuit. The disable module may detect whether the input voltage is below the reference value level by comparing the input voltage to a reference voltage. The electronic circuit may include a voltage regulator, and the voltage regulator may include the analog circuit.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
INTEL CORPORATION | SANTA CLARA CA |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Shor, Joseph | Tel Mond, IL | 35 | 327 |
# of filed Patents : 35 Total Citations : 327 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 0 Citation Count
- H03K Class
- 0 % this patent is cited more than
- 7 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Dec 12, 2025 |
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Dec 12, 2029 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
Jul 18, 2022 | LAPS | LAPSE FOR FAILURE TO PAY MAINTENANCE FEES | free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
Jul 18, 2022 | STCH | INFORMATION ON STATUS: PATENT DISCONTINUATION | free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
Jun 12, 2022 | FP | LAPSED DUE TO FAILURE TO PAY MAINTENANCE FEE | Effective Date: Jun 12, 2022 |
Jan 31, 2022 | FEPP | FEE PAYMENT PROCEDURE | free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
Jun 12, 2018 | I | Issuance | |
May 23, 2018 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Jul 21, 2016 | P | Published | |
Mar 25, 2016 | F | Filing | |
Dec 19, 2011 | PD | Priority Date |

Matter Detail

Renewals Detail
