Synchronized semiconductor device with phase adjustment circuit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 15, 2018
Issued Date -
N/A
app pub date -
Aug 15, 2017
filing date -
Mar 11, 2015
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
According to one embodiment, a synchronous semiconductor device is disclosed According to this embodiment, the synchronous semiconductor device includes a pulse width detection circuit to provide detection information responsive to a plurality of delay amounts being different from one another and at least one of a high pulse width and a low pulse width of a first clock signal. The detection information representing relationships in size between each of the plurality of delay amounts and the at least one of the high pulse width and the low pulse width of the first clock signal. A delay line control circuit coupled to the pulse width detection circuit and the delay line. The delay line control circuit configured to change a delay amount of the delay line by a step size determined responsive, at least in part, to the detection information.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully