Apparatus and method to balance the parasitic capacitances between metal tracks on an integrated circuit chip
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 8, 2018
Issued Date -
N/A
app pub date -
Jan 28, 2016
filing date -
Jan 28, 2016
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Embodiments of the present disclosure provide apparatuses and methods for balancing parasitic capacitances between metal tracks in an integrated circuit chip. Specifically, additional capacitances in the form of, for example, tab capacitors, are attached to the metal tracks with the intention of detaching a select number of the attached capacitances for the purpose of balancing the parasitic capacitances between the metal tracks. The attached capacitances may be structural metal elements. Further, the attached structural metal elements may be detachable at thin-film resistive material associated with each of the attached structural metal elements.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully