Systems and methods for reducing artifacts and improving performance of a multi-path analog-to-digital converter

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9959856
SERIAL NO

14739289

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In accordance with embodiments of the present disclosure, a processing system may include multiple selectable processing paths for processing an analog signal in order to reduce noise, increase dynamic range, and mask audio artifacts associated with a change in noise floor. Techniques are employed to transition between processing paths and calibrate operational parameters of the two paths in order to reduce or eliminate artifacts caused by switching between processing paths.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTDEDINBURGH EDINBURGH EDINBURGH

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Allen, Daniel J Austin, US 41 544
Satoskar, Aniruddha Austin, US 33 458
Schneider, Edmund Mark Austin, US 14 253

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Nov 1, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Nov 1, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00