High frequency digital-to-analog conversion by time-interleaving without return-to-zero
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 24, 2018
Issued Date -
N/A
app pub date -
Aug 3, 2017
filing date -
Aug 3, 2017
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An interleaved DAC configured to generate a set of second digital inputs responsive to a set of first digital inputs. Each second digital input is obtained by subtracting the other second digital inputs in the set from the corresponding first digital input. Two consecutive first digital inputs are shifted by a phase of T=1/fs. The second digital inputs are supplied to a set of sub-DACs arrange in parallel. Each sub-DAC operates at a frequency of fs/R, and drives an analog output responsive to each second digital input for a duration of R×T. Clock signals used by two sub-DACs for converting two consecutive second digital inputs are offset by a phase of T. In each interval of T, summation of the analog signals output from the set of sub-DACs produces an analog value of a single first digital input, thereby achieving a data conversion speed of fs.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully