Circuit for controlling access to memory using arbiter
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 3, 2018
Issued Date -
N/A
app pub date -
Nov 27, 2014
filing date -
Dec 27, 2013
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The present invention relates to a technology enabling a normal access by controlling a read access through an arbiter in a circuit for controlling an access to memory to which clock signals are input through two ports, respectively for a read access to a single port memory. The present invention includes an arbiter that generates an internal clock signal through a state transition among a first state for generating a first clock signal, a second state for generating a second clock signal, a standby state and a neutral state when generating the internal clock signal for reading data from the memory on the basis of the first clock signal and the second clock signal, and a read end signal that is supplied from the memory.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully