Method for detecting a thinning of the semiconductor substrate of an integrated circuit from its back face and corresponding integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9916902
SERIAL NO

15218261

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The thinning of a semiconductor substrate of an integrated circuit from a back face is detected using the measurement of a physical quantity representative of the resistance between the ends of two electrically-conducting contacts situated at an interface between an insulating region and an underlying substrate region. The two electrically-conducting contacts extend through the insulating region to reach the underlying substrate region.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS (ROUSSET) SAS13790 ROUSSET

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fornara, Pascal Pourrieres, FR 115 341
Rivero, Christian Rousset, FR 83 289

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 0 Citation Count
  • H01L Class
  • 0 % this patent is cited more than
  • 7 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges3689997611243481558461392216162801 - 1011 - 2021 - 3031 - 4041 - 5051 - 6061 - 7071 - 8081 - 9091 - 100100 +05001000150020002500300035004000450050005500600065007000750080008500900095001000010500

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Sep 13, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Sep 13, 2029