Leveraging instruction RAM as a data RAM extension during use of a modified Harvard architecture processor
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 6, 2018
Issued Date -
N/A
app pub date -
Dec 15, 2014
filing date -
Dec 15, 2014
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
On-chip instruction RAM is leveraged as an extension of on-chip data RAM during normal use of a modified Harvard Architecture processor. Unused space in an instruction RAM is detected in a modified Harvard Architecture processor. During operation of the processor this unused space is used to load and store data normally loaded and stored in an on-chip data RAM. A performance penalty associated with swapping out to external memory is reduced. The type of data stored in the unused portion of the instruction RAM may be selected to optimize performance. In one implementation, the unused space in the instruction RAM is used to load and store only a single type of data, such as heap, stack, initialized or uninitialized data.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2014 Application Filing Year
- G06F Class
- 51669 Applications Filed
- 44228 Patents Issued To-Date
- 85.60 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- G06F Class
- 0 % this patent is cited more than
- 7 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Sep 6, 2025 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Sep 6, 2029 |
