Method for processing semiconductor wafer, method for manufacturing bonded wafer, and method for manufacturing epitaxial wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9905411
SERIAL NO

15505314

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Method for processing a semiconductor-wafer having a front surface, back surface, and chamfered-portion composed of a chamfered surface on the front surface side, a chamfered surface on the back surface side, and an end face at a peripheral end, including: mirror-polishing of each portion of the chamfered surface on the front surface side, the chamfered surface on the back surface side, the end face, and an outermost peripheral-portion on the front or back surface adjacent to the chamfered surface; wherein the end face mirror-polishing and mirror-polishing of the outermost peripheral-portion on the front or back surface are performed in one step, after step of mirror-polishing the chamfered surface on the front surface side and step of mirror-polishing the chamfered surface on the back surface side; roll-off amount of the outermost peripheral-portion on the front or back surface is adjusted by one step-performed mirror-polishing of the end face and outermost peripheral-portion.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHIN-ETSU HANDOTAI CO LTDTOKYO

International Classification(s)

loading....
  • 2015 Application Filing Year
  • B24B Class
  • 630 Applications Filed
  • 508 Patents Issued To-Date
  • 80.64 % Issued To-Date
Click to zoom InYear of Issuance% of Matters IssuedCumulative IssuancesYearly Issuances20152016201720182019202020212022202320240255075100

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kida, Takahiro Chikuma, JP 13 109
Miyazawa, Yuki Nagano, JP 28 107
Takano, Tomofumi Nagano, JP 3 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 0 Citation Count
  • B24B Class
  • 0 % this patent is cited more than
  • 7 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges35253732521101 - 1011 - 2021 - 3031 - 4041 - 5051 - 600255075100125150175200225250275300325350375400425450475500525550575

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Aug 27, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Aug 27, 2029