Reconfigurable delay circuit, delay monitor circuit using said delay circuit, variation compensation circuit, variation measurement method, and variation compensation method
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 20, 2018
Issued Date -
N/A
app pub date -
Jul 29, 2014
filing date -
Aug 19, 2013
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A delay circuit contains a first inversion circuit including a pull-up circuit and a pull-down circuit, and a second inversion circuit including a pull-up circuit and a pull-down circuit. The delay circuit further contains a first pass transistor connected in series to the pull-up circuit in the first inversion circuit between a power supply potential and an output node, a second pass transistor connected in series to the pull-down circuit in the first inversion circuit between a ground potential and the output node, a third pass transistor connected in series between the input node and the pull-up circuit in the second inversion circuit, and a fourth pass transistor connected in series between the input node and the pull-down circuit in the second inversion circuit. A delay characteristic of the delay circuit is changed by a combination of control signals applied to gates of the pass transistors.
First Claim
all claims..Other Claims data not available
Family
Country | kind | publication No. | Filing Date | Type | Sub-Type |
---|---|---|---|---|---|
CN | B | CN105493405 | Jul 29, 2014 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
GRANTED PATENT FOR INVENTION | Restructural delay circuit and delay observation circuit, distortion correction circuit, deviation measuring method and deviation correction method using the delay circuit | Sep 25, 2018 | |||
WO | A1 | WO2015025682 | Jul 29, 2014 | Patent | Application |
Type : Patent Sub-Type : Application | |||||
INTERNATIONAL APPLICATION PUBLISHED WITH INTERNATIONAL SEARCH REPORT | 再構成可能な遅延回路、並びにその遅延回路を用いた遅延モニタ回路、ばらつき補正回路、ばらつき測定方法及びばらつき補正方法 | Feb 26, 2015 | |||
EP | B1 | EP3038257 | Jul 29, 2014 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
Patent | RECONFIGURABLE DELAY CIRCUIT, DELAY MONITOR CIRCUIT USING SAID DELAY CIRCUIT, VARIATION CORRECTION CIRCUIT, VARIATION MEASUREMENT METHOD, AND VARIATION CORRECTION METHOD | Dec 25, 2019 | |||
SG | A | SG11201601235S | Jul 29, 2014 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
UK PATENTS REGISTERED | RECONFIGURABLE DELAY CIRCUIT, DELAY MONITOR CIRCUIT USING SAID DELAY CIRCUIT, VARIATION COMPENSATION CIRCUIT, VARIATION MEASUREMENT METHOD, AND VARIATION COMPENSATION METHOD | Mar 30, 2016 | |||
KR | B1 | KR102166653 | Jul 29, 2014 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
PATENT SPECIFICATION | 재구성 가능한 지연 회로, 및 그 지연 회로를 사용한 지연 모니터 회로, 편차 보정 회로, 편차 측정 방법 및 편차 보정 방법 | Oct 16, 2020 | |||
JP | B2 | JP6297575 | Jul 29, 2014 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
PUBLISHED GRANTED PATENT (SECOND LEVEL) | 再構成可能な遅延回路、並びにその遅延回路を用いた遅延モニタ回路、ばらつき補正回路、ばらつき測定方法及びばらつき補正方法 | Mar 20, 2018 | |||
TW | B | TWI548221 | Aug 05, 2014 | Patent | Grant |
Type : Patent Sub-Type : Grant | |||||
GRANTED PATENT OR PATENT OF ADDITION | Reconfigurable delay circuit, delay monitor circuit using said delay circuit, variation correction circuit, variation measurement method, and variation correction method | Sep 01, 2016 |
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
JAPAN SCIENCE AND TECHNOLOGY AGENCY | 4-1-8 HONCHO KAWAGUCHI-SHI SAITAMA 3320012 ?3320012 |
International Classification(s)

- 2014 Application Filing Year
- H03K Class
- 2384 Applications Filed
- 2057 Patents Issued To-Date
- 86.29 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Mahfuzul, Islam A K M | Kyoto, JP | 1 | 1 |
# of filed Patents : 1 Total Citations : 1 | |||
Onodera, Hidetoshi | Kyoto, JP | 4 | 23 |
# of filed Patents : 4 Total Citations : 23 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 1 Citation Count
- H03K Class
- 21.67 % this patent is cited more than
- 7 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Aug 20, 2025 |
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Aug 20, 2029 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
