Digital phase locked loop
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 13, 2018
Issued Date -
N/A
app pub date -
May 10, 2017
filing date -
Apr 25, 2001
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A phase locked loop circuit (30, 100, 110) includes a controllable oscillator (42) for generating an output signal of desired frequency responsive to a control signal, a first phase detection circuit (32, 102, 112) for generating an output indicative of phase differential responsive to the output signal and a first edge of a reference signal and a second phase detection circuit (34, 104, 114) for generating an output indicative of phase differential responsive to the output signal and a second edge of a reference signal. The control signal to the controllable oscillator (42) is driven by the outputs of the first and second phase detections circuits.
First Claim
Other Claims data not available
Family
International Classification(s)
- 2017 Application Filing Year
- H03L Class
- 681 Applications Filed
- 583 Patents Issued To-Date
- 85.61 % Issued To-Date
Cited Art Landscape
Patent Citation Ranking
- 1 Citation Count
- H03L Class
- 14.76 % this patent is cited more than
- 7 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Aug 13, 2025 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Aug 13, 2029 |
