Reducing network latency during low power operation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9876720
SERIAL NO

14628834

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In an embodiment, a method includes identifying a core of a multicore processor to which an incoming packet that is received in a packet buffer is to be directed, and if the core is powered down, transmitting a first message to cause the core to be powered up prior to arrival of the incoming packet at a head of the packet buffer. Other embodiments are described and claimed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATIONCALIFORNIA USA

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lake, Daniel S Hillsboro, US 12 95
Larsen, Steen K Hillsboro, US 6 133
Memon, Mazhar I Austin, US 9 173
Schluessler, Travis T Hillsboro, US 161 1683
Veal, Bryan E Beaverton, US 21 346

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Jul 23, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jul 23, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00