Power over data lines detection and classification scheme
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 2, 2018
Issued Date -
N/A
app pub date -
Nov 24, 2014
filing date -
Nov 26, 2013
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A PoDL system includes a PSE connected via a wire pair to a PD, where differential data and DC power are transmitted over the same wire pair. Typically, low voltage/current detection and classification routines are required upon every powering up of the system to allow the PD to convey its PoDL requirements to the PSE. Various techniques are described that simplify or obviate such start-up routines or enable increased flexibility for the PoDL system. Such techniques include: ways to specify a particular PD operating voltage; ways to disable the PD's UVLO circuit during such routines; using opposite polarity voltages for the two routines; using voltage limiters or surge protectors to convey the PoDL information; detecting loop resistance; using a PSE memory to store previous results of the routines; and powering the PD communication circuit using the wire pair while the PD load is powered by an alternate power source.
First Claim
Other Claims data not available
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
- 3 Citation Count
- H04L Class
- 17.38 % this patent is cited more than
- 7 Age
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Jul 2, 2025 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Jul 2, 2029 |
