Orthogonal differential vector signaling codes with embedded clock
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 5, 2017
Issued Date -
N/A
app pub date -
Oct 4, 2016
filing date -
Aug 1, 2014
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Orthogonal differential vector signaling codes are described which support encoded sub-channels allowing transport of distinct but temporally aligned data and clocking signals over the same transport medium. Embodiments providing enhanced LPDDR interfaces are described which are suitable for implementation in both conventional high-speed CMOS and DRAM integrated circuit processes.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully