Digital circuits having improved transistors, and methods therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9838012
SERIAL NO

15480550

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Digital circuits are disclosed that may include multiple transistors having controllable current paths coupled between first and second logic nodes. One or more of the transistors may have a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region. Resulting reductions in threshold voltage variation may improve digital circuit performance. Logic circuit, static random access memory (SRAM) cell, and passgate embodiments are disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MIE FUJITSU SEMICONDUCTOR LIMITED2000 MIZONO TADO-CHO KUWANA MIE 511-0118

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Clark, Lawrence T Phoenix, US 139 2030
Thompson, Scott E Gainesville, US 64 1047

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Jun 5, 2025
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jun 5, 2029
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00