Systems and methods involving control-I/O buffer enable circuits and/or features of saving power in standby mode
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 31, 2017
Issued Date -
N/A
app pub date -
Jan 15, 2016
filing date -
Mar 15, 2012
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method of operating a clock frequency detected control I/O buffer enable circuitry and/or features of saving power. In illustrative implementations, the method may be directed to providing low standby power consumption, such as providing low standby power consumption in high-speed synchronous SRAM and RLDRAM devices.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully