Secure processor for SoC initialization
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 18, 2017
Issued Date -
N/A
app pub date -
Apr 10, 2015
filing date -
Apr 10, 2015
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An embedded system includes an interface to an external peripheral device storing secure boot code and a secure boot controller. The secure boot controller includes a secure central processing unit (CPU) having a processor core, a random access memory (RAM) coupled to the processor core, and a read only memory (ROM) coupled to the processor core. The ROM stores initialization firmware configured to manipulate the processor core to initiate transfer of a copy of the secure boot code from the external peripheral device to the RAM and to authenticate the secure boot code. The processor core further is to execute the secure boot code from the RAM to initialize the embedded system. After initialization of the embedded system is completed, the secure CPU can be repurposed to execute application code that has been stored to the RAM after initialization, the application code representing an independent software function.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully