Semiconductor device including stacked semiconductor chips

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9640243
APP PUB NO 20150262645A1
SERIAL NO

14727108

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is disclosed for selecting a semiconductor chip in a stack of semiconductor chips interconnected by through-lines by receiving selection signals at the first terminals located on a first surface of the semiconductor chip, connecting each first terminal to a selected second terminal located on a second surface of the semiconductor chip where each selected second terminal is not aligned with the first terminal to which it is connected, and generating an internal signal based on a selected one of the received selection signals.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LONGITUDE LICENSING LIMITEDBRACKEN ROAD SANDYFORD FIRST FLOOR BLACKTHORN EXCHANGE DUBLIN D18 P3Y9

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ikeda, Hiroaki Tokyo, JP 198 3714
Shibata, Kayoko Tokyo, JP 50 1077

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
7.5 Year Payment $3600.00 $1800.00 $900.00 Nov 2, 2024
11.5 Year Payment $7400.00 $3700.00 $1850.00 Nov 2, 2028
Fee Large entity fee small entity fee micro entity fee
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00