Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 10, 2017
Issued Date -
N/A
app pub date -
Jul 12, 2013
filing date -
Feb 24, 2009
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method and apparatus for camouflaging an application specific integrated circuit (ASIC), wherein the ASIC comprises a plurality of interconnected functional logic is disclosed. The method adds functionally inert elements to the logical description or provides alternative definitions of standard logical cells to make it difficult for reverse engineering programs to be used to discover the circuit's function. Additionally, post processing may be performed on GDS layers to provide a realistic fill of the empty space so as to resemble structural elements found in a functional circuit.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully