System on a chip FPGA spatial debugging using single snapshot
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 6, 2016
Issued Date -
N/A
app pub date -
Mar 14, 2014
filing date -
Mar 15, 2013
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for performing on-chip spatial debugging of a user circuit programmed into a user-programmable integrated circuit includes halting an internal clock driving synchronous logic elements in the integrated circuit and reading the states of all synchronous logic elements programmed into the integrated circuit while the internal clock is halted. An interrupt to an embedded processor in the integrated circuit running a user application can also be generated. The output of at least one synchronous logic element can be forced to a desired state while the internal clock is halted. The clock can then be restarted or stepped.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully