Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
ADVANCED CARDIOVASCULAR SYSTEMS INC	3200 LAKESIDE DRIVE SANTA CLARA CA 95054

International Classification(s)

• A61K:PREPARATIONS FOR MEDICAL, DENTAL, OR TOILET PURPOS....

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Hossainy, Syed Faiyaz Ahmed	Fremont, US	139	4047
# of filed Patents : 139 Total Citations : 4047
Ludwig, Florian Niklas	Mountain View, US	31	379
# of filed Patents : 31 Total Citations : 379
Pacetti, Stephen D	San Jose, US	351	12653
# of filed Patents : 351 Total Citations : 12653

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 1 Citation Count
• A61K Class

• 38.16 % this patent is cited more than
• 9 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Apr 4, 2028

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent No: 9666287

Voltage detector, method for setting reference voltage and computer readable medium

---

Abstract

---

A voltage detector for detecting whether an input voltage is no lower than a predetermined threshold voltage, includes a reference voltage generator configured to generate a reference voltage, and a comparator configured to receive the input voltage and the reference voltage and to detect whether the input voltage is no lower than the threshold voltage that is determined by the reference voltage. Here, the reference voltage generator includes a first write MOS transistor, a second write MOS transistor, a first output MOS transistor and a second output MOS transistor each including a control gate and a floating gate.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

• No Legal Status data available.