Method for fabricating multiple layers of ultra narrow silicon wires

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9425060
APP PUB NO 20160181114A1
SERIAL NO

14907371

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating multiple layers of ultra narrow silicon wires comprises the steps of fabricating wet-etch masking layers of silicon; forming a Fin and source/drain regions located at both ends thereof by epitaxy; forming the multiple layers of ultra narrow silicon wires. The present invention has advantages in that: the atom layer depositing may define the position of the ultra narrow silicon wires accurately, having a good controllability; the anisotropic wet-etch for silicon is performed in a self-stop manner and has a large process window, so that the cross-section shape of the nanowires formed by wet-etch is uniform and smooth. The method to form multiple layers of wet-etch masks at the sidewalls of Fins, in which wet-etch masking layers are formed prior to the epitaxy of Fins is a simple process, so that the multiple sidewall wet-etch masking layers may be obtained by only one etching to the epitaxy window, regardless of the numbers of the wet-etch masking layers; a wire with a diameter less than 10 nm may be fabricated by virtue of the oxidation technology, and thus satisfies the small size devices; the TMAH solution, which is simple and safe to control, is used in the wet-etch for polysilicon, and metal ions are not introduced and thus suitable for the integrated circuit manufacturing process; the method according to the present invention is fully compatible with the planar transistor based on the bulk silicon, and thus the process cost is small.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PEKING UNIVERSITY100087 PEKING UNIVERSITY 5 YIHEYUAN ROAD HAIDIAN DISTRICT BEIJING BEIJING CITY BEIJING CITY 100087

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fan, Jiewen Beijing, CN 22 104
Huang, Ru Beijing, CN 100 354
Li, Ming Beijing, CA 1285 14101
Xuan, Haoran Beijing, CN 5 12
Yang, Yuancheng Beijing, CN 63 25
Zhang, Hao Beijing, CN 1170 5565

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Feb 23, 2028
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00