System for digitally controlled edge interpolator linearization
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 2, 2016
Grant Date -
Dec 31, 2015
app pub date -
Jun 30, 2014
filing date -
Jun 30, 2014
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
This application discusses, among other things, an interpolator architecture for digital-to-time converters (DTCs). In an example, an interpolator can include interpolation cells and retention cells configured provide an interpolated output based on at least two offset clock signals. In certain examples, an example interpolator can provide contention free control of the interpolator output with improved noise immunity.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully