Chip-on-wafer bonding method and bonding device, and structure comprising chip and wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9142532
SERIAL NO

14397038

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

[Problem] Provided is a technique for bonding chips efficiently onto a wafer to establish an electrical connection and raise mechanical strength between the chips and the wafer or between the chips that are chips laminated onto each other in the state that resin and other undesired residues do not remain on a bond interface therebetween.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BONDTECH CO LTDKYOTO CITY KYOTO PREFECTURE JAPAN KYOTO-SHI KYOTO

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Suga, Tadatomo Nakano-ku, JP 51 3158
Yamauchi, Akira Uji, JP 155 1542

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Mar 22, 2027
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00