Method of grinding wafer stacks to provide uniform residual silicon thickness

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 9082713
APP PUB NO 20150118826A1
SERIAL NO

14525115

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of processing a device wafer in a wafer stack by chucking the wafer stack device side down and grinding the exposed side of the carrier wafer to parallel with the device wafer, and thereafter flipping the wafer stack and chucking the wafer stack carrier side down and grinding residual silicon from the device wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
REVASUM INC825 BUCKLEY ROAD SAN LUIS OBISPO CA 93401

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Brake, Thomas San Luis Obispo, US 1 0
Walsh, Thomas A San Luis Obispo, US 16 214

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jan 14, 2027
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00