Circuit and method of frequency jitter, and application thereof in switched-mode power supply (SMPS)
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 31, 2015
Grant Date -
Jun 28, 2012
app pub date -
Aug 19, 2010
filing date -
Aug 20, 2009
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The present invention is to provide a frequency jitter circuit and a method for generating frequency jitter. The frequency jitter circuit, comprising: an oscillating circuit, configured to generate an oscillating frequency output signal; a decoding circuit, configured to be controlled by said oscillating frequency output signal for generating several pulse output signals; a delay circuit, through which said oscillating frequency output signal is passed for generating a frequency jitter output signal that is delayed a period of time compared to said oscillating frequency output signal. Application of the invention into switched-mode power supply might reduce EMI average noise in the switched-mode power supply, and smooth energy spectrum density.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully