System and methods for correcting clock synchronization errors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8933760
SERIAL NO

13655281

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Clock synchronization error is corrected or minimized by fitting a parabolic f(T) function to the crystal's data, and compensating for sampling period drift in an Analog to Digital Converter (ADC) at various temperatures.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CORNELL UNIVERSITY CENTER FOR TECHNOLOGY LICENSING ("CTL") AT CORNELL UNIVERSITY395 PINE TREE ROAD SUITE 310 ITHACA NY 14850

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheyne, Harold Trumansburg, US 3 9
Mack, Raymond Cortland, US 6 15
Marchetto, Peter Ithaca, US 4 11
Strickhart, Adam Reston, US 3 9

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jul 13, 2026
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00