Bit-level memory controller and a method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8892968
SERIAL NO

13313714

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention is directed to a bit-level memory controller and method adaptable to managing defect bits of a non-volatile memory. A bad column management (BCM) unit retrieves a bit-level mapping table, in which defect bits are respectively marked, based on which the BCM unit constructs a bit-level script (BLS) that contains a plurality of entries denoting defect-bit groups respectively. An internal buffer is configured to store data managed by the BCM unit according to the BLS.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
YEESTOR MICROELECTRONICS CO LTD609 6F CHANGHONG SCIENCE AND TECHNOLOGY BUILDING NO 18 KEJI 12TH ROAD SOUTH HIGH-TECH INDUSTRIAL PARK NANSHAN DISTRICT SHENZHEN GUANGDONG 518057

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hsiao, Po-Wen Hsinchu, TW 66 688
Hsieh, Hung-Wen Hsinchu, TW 1 6

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 May 18, 2026
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00