Time-to-digital converting circuit and digital-to-time converting circuit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 4, 2014
Issued Date -
N/A
app pub date -
Feb 25, 2013
filing date -
Aug 24, 2012
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A time-to-digital converting circuit includes a first flip-flop and a second flip-flop. The time-to-digital converting circuit a first delay controlling circuit that outputs a first data signal obtained by controlling a delay time of the reference data signal input thereto via the first signal input terminal based on the first output signal and a first clock signal obtained by controlling a delay time of the reference clock signal input thereto via the second signal input terminal based on the first output signal.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully