Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
STRUCTA WIRE CORP	1395 N GRANDVIEW HWY VANCOUVER V5N 3J7

International Classification(s)

• E04F:FINISHING WORK ON BUILDINGS, e.g. STAIRS, FLOORS

• 2012 Application Filing Year
• E04F Class
• 304 Applications Filed
• 240 Patents Issued To-Date
• 78.95 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Spilchen, William	White Rock, CA	22	211
# of filed Patents : 22 Total Citations : 211

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 6 Citation Count
• E04F Class

• 6.56 % this patent is cited more than
• 11 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Nov 13, 2025

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

DATE PUBLISHED	PUBLICATION/PATENT NO.	PUBLICATION TYPE
May 13, 2014	US,8720142,B2   US8720142B2	GRANTED PATENT AS SECOND PUBLICATION
February 27, 2014	US,20140053495,A1   US20140053495A1	FIRST PUBLISHED PATENT APPLICATION

Full Text

US Patent No: 5053352

Method of forming an integrated circuit with pn-junction capacitor

---

Abstract

---

In a method of forming an integrated circuit array having a capacitance formed by a pn-junction and separated from other components by a pn-junction, semiconductor areas are provided which connect that zone of the two semiconductor zones forming the pn-junction of the capacitance that extends deeper into the semiconductor element than the other of the two semiconductor zones forming the pn-junction of the capacitance electrically to that zone of the two semiconductor zones forming the separating pn-junction that faces away from the capacitance.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

 

• STCH2018
• LAPS2000
• FP2000
• REMI2000
• FPAY1996
• FEPP1995
• I1992
• F1990
• AS1990
• PD1989

Date	Code	Event	Description
Jan 28, 2018	STCH	INFORMATION ON STATUS: PATENT DISCONTINUATION	free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362
Sep 24, 2000	LAPS	LAPSE FOR FAILURE TO PAY MAINTENANCE FEES
Sep 22, 2000	FP	LAPSED DUE TO FAILURE TO PAY MAINTENANCE FEE	Effective Date: Sep 22, 2000
Apr 18, 2000	REMI	MAINTENANCE FEE REMINDER MAILED
Mar 18, 1996	FPAY	FEE PAYMENT	year of fee payment: 4
Dec 03, 1995	FEPP	FEE PAYMENT PROCEDURE	free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY
Sep 22, 1992	I	Issuance
May 30, 1990	F	Filing
May 22, 1990	AS	ASSIGNMENT	free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:ADACHI, NOKIHISA;NAITO, MINORU;WATANABE, SHINJI;REEL/FRAME:005320/0446 Owner name: ISOWA INDUSTRY CO., LTD., JAPAN Effective Date: May 22, 1990
Jun 03, 1989	PD	Priority Date