Switch level circuit with dead time self-adapting control
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 25, 2014
Grant Date -
Oct 11, 2012
app pub date -
Oct 26, 2010
filing date -
Aug 6, 2010
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A switch level circuit (110) with dead time self-adapting control, which minimizes the switching loss in a switching power supply converter with synchronous rectification by changing a dead time between a high-side control transistor (10) and a low-side synchronous rectifying transistor (11). The switch level circuit (110) includes the high-side control transistor (10) and the low-side synchronous rectifying transistor (11) which are controlled to be on and off by external control signals, and a waveform with a given duty cycle is outputted at a node (LX) between the two transistors. The switch level circuit (110) also includes a control module for adjusting the dead time. The control module comprises a sampling circuit (16) for detecting the current dead time at the node (LX), an adjusting circuit (17) for buffering and converting the sampling voltage sampled by the sampling circuit (16), and a controlled delay unit (15) equipped with an external control input terminal, wherein the controlled delay unit (15) delays an external control signal and outputs the delayed signal to a controlled terminal of the low-side synchronous rectifying transistor (11) as a control signal. The switch level circuit (110) has simple structure, better performance and wide application range.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
SOUTHEAST UNIVERSITY | 211102 NO 2 SOUTHEAST UNIVERSITY ROAD JIANGNING DISTRICT NANJING CITY JIANGSU PROVINCE NANJING CITY JIANGSU PROVINCE 211102 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Jin, Youshan | Nanjing, CN | 2 | 31 |
# of filed Patents : 2 Total Citations : 31 | |||
Liu, Sichao | Nanjing, CN | 13 | 85 |
# of filed Patents : 13 Total Citations : 85 | |||
Lu, Shengli | Nanjing, CN | 40 | 260 |
# of filed Patents : 40 Total Citations : 260 | |||
Shi, Longxing | Nanjing, CN | 56 | 514 |
# of filed Patents : 56 Total Citations : 514 | |||
Sun, Weifeng | Nanjing, CN | 49 | 271 |
# of filed Patents : 49 Total Citations : 271 | |||
Xu, Shen | Nanjing, CN | 18 | 271 |
# of filed Patents : 18 Total Citations : 271 | |||
Yang, Miao | Nanjing, CN | 58 | 134 |
# of filed Patents : 58 Total Citations : 134 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Aug 25, 2025 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events

Matter Detail

Renewals Detail
