Method for polishing a semiconductor wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8647173
APP PUB NO 20130189904A1
SERIAL NO

13792295

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of polishing a semiconductor wafer using a holding system including a lined cutout the size of the semiconductor wafer that is fixed to a carrier. The method includes holding the semiconductor wafer in the cutout through adhesion of a first side of the semiconductor wafer to a bearing surface in the cutout and polishing a second side of the held semiconductor wafer using a polishing pad that is fixed on a polishing plate while introducing a polishing agent between the second side of the semiconductor wafer and the polishing pad, the polishing pad including fixedly bonded abrasive materials. The carrier is guided during polishing such that a portion of the second side of the semiconductor wafer temporarily projects beyond a lateral edge of a surface of the polishing pad.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILTRONIC AG81677 MÜNCHEN

International Classification(s)

loading....
  • 2013 Application Filing Year
  • B24B Class
  • 563 Applications Filed
  • 515 Patents Issued To-Date
  • 91.48 % Issued To-Date
Click to zoom InYear of Issuance% of Matters IssuedCumulative IssuancesYearly Issuances20132014201520162017201820192020202120220255075100

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Buschhardt, Thomas Burghausen, DE 22 188
Koppert, Roland Triftern, DE 9 51
Schwandner, Juergen Garching, DE 27 121

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Aug 11, 2025