Reconfigurable logic block, programmable logic device provided with the reconfigurable logic block, and method of fabricating the reconfigurable logic block
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 19, 2013
Grant Date -
Aug 9, 2007
app pub date -
Nov 14, 2006
filing date -
Nov 15, 2005
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance
Loading Importance Indicators...

Calculated Rating
US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A reconfigurable logic block has a first circuit that configures an arithmetic circuit and a second circuit that configures a circuit outside of the arithmetic circuit. A plurality of different circuits are configured by changing the settings of predetermined signals in the first and second circuits.
First Claim
Family
Loading Family data...

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTER | TOKYO 105-0004 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Amagasaki, Motoki | Kumamoto, JP | 1 | 8 |
# of filed Patents : 1 Total Citations : 8 | |||
Heishi, Taketo | Osaka, JP | 61 | 892 |
# of filed Patents : 61 Total Citations : 892 | |||
Iida, Masahiro | Kumamoto, JP | 32 | 375 |
# of filed Patents : 32 Total Citations : 375 | |||
Sueyoshi, Toshinori | Kumamoto, JP | 4 | 74 |
# of filed Patents : 4 Total Citations : 74 | |||
Suzuki, Nobuharu | Tokyo, JP | 34 | 288 |
# of filed Patents : 34 Total Citations : 288 | |||
Taketa, Kazuhiko | Gifu, JP | 11 | 115 |
# of filed Patents : 11 Total Citations : 115 |
Cited Art Landscape
- No Cited Art to Display
Loading Cited Art Landscape... 

Patent Citation Ranking
Forward Cite Landscape
- No Forward Cites to Display
Loading Forward Cite Landscape... 

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | May 19, 2025 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text
US Patent No: 8587336
Reconfigurable logic block, programmable logic device provided with the reconfigurable logic block, and method of fabricating the reconfigurable logic block

Legal Events

Matter Detail

Country:
Application No:
Patent No:
Application Publication No:
Status:
Priority Date:
Filing Date:
Matter Type:
Local Registration No:
Docket No:
Secondary System Identifier (SSI):
Customer Application No:
Filing Type:
Request for Examination Date:
Parent Filing Date:
Complete Specification Date:
PCT Filing Date:
National Entry Date:
First Publication Date:
Allowance Date:
Grant Date:
Grant Publication Date:
Claims:
Independent Claims:
Law Firm:
Renewals Detail

Applicant:
Applicant ID:
Entity Size:
Renewal Status:
Renewal Base Date:
Renewal Trigger Date: