Inverter, NAND gate, and NOR gate
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 29, 2013
Grant Date -
Sep 27, 2012
app pub date -
Jan 20, 2012
filing date -
Mar 24, 2011
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Disclosed are an inverter, a NAND gate, and a NOR gate. The inverter includes: a pull-up unit constituted by a second thin film transistor outputting a first power voltage to an output terminal according to a voltage applied to a gate; a pull-down unit constituted by a fifth thin film transistor outputting a ground voltage to the output terminal according to an input signal applied to a gate; and a pull-up driver applying a second power voltage or the ground voltage to the gate of the second thin film transistor according to the input signal.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully