Manufacturing method for LTPS TFT array substrate

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8569122
APP PUB NO 20120171822A1
SERIAL NO

13338450

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A manufacturing method for a low temperature polysilicon (LTPS) thin film transistor (TFT) array substrate, comprising: forming a polysilicon layer on a substrate; forming a gate insulating layer on the polysilicon layer; forming a gate metal layer on the gate insulating layer; and patterning the gate metal layer, the gate insulating layer and the polysilicon layer by using a half tone mask (HTM) or a gray tone mask (GTM) so as to obtain a gate electrode and a polysilicon semiconductor pattern in a single mask process, a central part of the polysilicon semiconductor pattern is covered by the gate electrode, and the polysilicon semiconductor pattern has two parts, which are not covered by the gate electrode at two sides of the gate electrode, for forming a source region and a drain region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BOE TECHNOLOGY GROUP CO LTDNO 10 JIUXIANQIAO RD CHAOYANG DISTRICT BEIJING 100015 100015

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wang, Gang Beijing, CN 1411 9119
Yuan, Guangcai Beijing, CN 248 413

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation