Method and apparatus for manufacturing semiconductor wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8530801
APP PUB NO 20090226293A1
SERIAL NO

11922997

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and an apparatus for manufacturing a semiconductor wafer are provided for improving a quality of the semiconductor wafer, and further, for improving a quality of a semiconductor device manufactured by using the semiconductor wafer, by preventing warping from being generated at a stage of a placing step, at the time of performing heat treatment to a semiconductor wafer substrate. The placing process is performed by a placing means so that a time when a temperature difference between a wafer front surface temperature and a wafer rear surface temperature becomes maximum, and a time when warping is generated in the wafer are prior to a time when the wafer is brought into contact with lift pins or a susceptor (i.e., a time after the temperature is at an upper limit value of an infrared temperature region at 600° C.), and the lift pins are brought into contact with the wafer rear surface.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SUMCO TECHXIV KABUSHIKI KAISHA25-1 SHINOMIYA 3-CHOME HIRATSUKA-SHI KANAGAWA 254-0014

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Katou, Hirotaka Kanagawa, JP 2 13
Matsunaga, Hideyuki Kanagawa, JP 45 252
Narahara, Kazuhiro Kanagawa, JP 15 65
Nasu, Yuichi Kanagawa, JP 2 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation