Embedded NOR flash memory process with NAND cell and true logic compatible low voltage device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8455923
APP PUB NO 20120001233A1
SERIAL NO

13135220

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit formed of nonvolatile memory array circuits, logic circuits and linear analog circuits is formed on a substrate. The nonvolatile memory array circuits, the logic circuits and the linear analog circuits are separated by isolation regions formed of a shallow trench isolation. The nonvolatile memory array circuits are formed in a triple well structure. The nonvolatile memory array circuits are NAND-based NOR memory circuits formed of at least two floating gate transistors that are serially connected such that at least one of the floating gate transistors functions as a select gate transistor to prevent leakage current through the charge retaining transistors when the charge retaining transistors is not selected for reading. Each column of the NAND-based NOR memory circuits are associated with and connected to one bit line and one source line.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
APLUS FLASH TECHNOLOGY INC1982A ZANKER ROAD SAN JOSE CA 95112

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hsu, Fu-Chang San Jose, US 175 4176
Lee, Peter Wung Saratoga, US 81 2706
Ma, Han-Rei Mountain View, US 22 365

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation