Method for fabricating tungsten line and method for fabricating gate of semiconductor device using the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8440560
APP PUB NO 20090029539A1
SERIAL NO

12163943

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a tungsten (W) line includes forming a silicon-containing layer, forming a diffusion barrier layer over the silicon-containing layer, forming a tungsten layer over the diffusion barrier layer, and performing a thermal treatment process on the tungsten layer to increase a grain size of the tungsten layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HYNIX SEMICONDUCTOR INCGYEONGGI DO SOUTH KOREA GYEONGGI-DO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cho, Heung-Jae Ichon-shi, KR 71 857
Lim, Kwan-Yong Ichon-shi, KR 111 1611
Sung, Min-Gyu Ichon-shi, KR 36 303

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Nov 14, 2024
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00