Solid-state imaging device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8426902
APP PUB NO 20120025281A1
SERIAL NO

13182872

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A pixel includes at least first to fourth semiconductor tiers. The first semiconductor tier includes a first semiconductor region that is electrically connected to a first external circuit, a second semiconductor region, and a third semiconductor region that is isolated from the first semiconductor region by the second semiconductor region and that is electrically connected to a second external circuit. The second semiconductor tier includes a MOS transistor that has insulating films and gate conductive electrodes that are electrically connected to a third external circuit. The third semiconductor tier includes a photodiode formed of the second and fourth semiconductor regions. A junction transistor is formed in which the fourth semiconductor region serves as a gate and in which one of the first and fifth semiconductor regions serves as a drain and the other serves as a source.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNISANTIS ELECTRONICS SINGAPORE PTE LTDSINGAPORE 179098

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Harada, Nozomu Tokyo, JP 261 1653
Masuoka, Fujio Tokyo, JP 412 6771

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation