Method for obtaining high-quality boundary for semiconductor devices fabricated on a partitioned substrate

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8426325
APP PUB NO 20110281422A1
SERIAL NO

13177412

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

One embodiment of the present invention provides a process for obtaining high-quality boundaries for individual multilayer structures which are fabricated on a trench-partitioned substrate. During operation, the process receives a trench-partitioned substrate wherein the substrate surface is partitioned into arrays of isolated deposition platforms which are separated by arrays of trenches. The process then forms a multilayer structure, which comprises a first doped layer, an active layer, and a second doped layer, on one of the deposition platforms. Next, the process removes sidewalls of the multilayer structure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LATTICE POWER (JIANGXI) CORPORATIONNANCHANG JIANGXI 330047

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jiang, Fengyi Nanchang, CN 31 547
Wang, Li Nanchang, CN 972 6677

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation