System and method of adjusting a resistance-based memory circuit parameter

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8423329
APP PUB NO 20110178768A1
SERIAL NO

12691415

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems and methods of resistance-based memory circuit parameter adjustment are disclosed. In a particular embodiment, a method of determining a set of parameters of a resistance-based memory circuit includes determining a range of sizes for a clamp transistor and selecting a set of clamp transistors having sizes within the determined range of sizes. For each clamp transistor in the set of clamp transistors, a simulation may be executed to generate a first contour graph representing current values over a range of statistical values. The first contour graph may be used to identify a read disturbance area and a design range of the gate voltage of the clamp transistor and a load of the clamp transistor. The method may execute a simulation to generate a second contour graph representing sense margin over a range of statistical values of the gate voltage of the clamp transistor and the load of the clamp transistor. A sense margin may be selected based on the second contour graph that also satisfies the design range of the first contour graph. A sense margin may be determined for a selected clamp transistor in the set of transistors and the corresponding gate voltage and the load of the selected clamp transistor is determined based on the determined sense margin.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
QUALCOMM INCORPORATED5775 MOREHOUSE DRIVE SAN DIEGO CA 92121-1714
INDUSTRY-ACADEMIC COOPERATION FOUNDATION YONSEI UNIVERSITY(YONSEI UNIVERSITY SINCHON-DONG) 50 YONSEI-RO SEODAEMUN-GU SEOUL 03722

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jung, Seong-Ook San Diego, US 84 1101
Kang, Seung H San Diego, US 152 3944
Kim, Jisu San Diego, US 77 557
Song, Jee-Hwan San Diego, US 4 47

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation