Mold design and semiconductor package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8399985
SERIAL NO

13244630

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A chip package includes a carrier having a first and a second major surface. The first major surface includes an active region surrounded by an inactive region. The chip package includes contact pads in the active region for mating with chip contacts of a chip. A support structure is disposed on the inactive region of the first major surface. The support structure forms a dam that surrounds the active region. When a chip or chip stack is mounted in the active region, spacing exists between the dam and the chip or chip stack. The spacing creates convention paths for heat dissipation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UTAC HEADQUARTERS PTE LTD22 ANG MO KIO INDUSTRIAL PARK 2 SINGAPORE 569506

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kolan, Ravi Kanth Singapore, SG 17 466
Liu, Hao Singapore, SG 555 2317
Toh, Chin Hock Singapore, SG 23 536

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation