Multi-phased computational reconfiguration

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8397054
APP PUB NO 20110154012A1
SERIAL NO

12655182

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Problem solution speed may be increased by dynamically changing processing device computational hardware configuration in concert with respective mathematical phases of an algorithm to match accuracy demands at various phases of computation. Smaller but faster hardware structures may be increased in size using real-time partial or full reconfiguration of a processing device to apply the smallest and fastest possible computational structure for the needed accuracy during each of multiple computational phases.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
L-3 COMMUNICATIONS INTEGRATED SYSTEMS L P10001 JACK FINNEY BLVD GREENVILLE TX 75402

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
DeLaquil, Matthew P Rockwall, US 11 387
Kusmanoff, Antone L Greenville, US 5 103
Prasanna, Deepak Rockwall, US 15 524

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation