Switch-based parallel distributed cache architecture for memory access on reconfigurable computing platforms

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8375395
APP PUB NO 20090178043A1
SERIAL NO

11969003

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computing architecture comprises a plurality of processing elements to perform data processing calculations, a plurality of memory elements to store the data processing results, and a reconfigurable interconnect network to couple the processing elements to the memory elements. The reconfigurable interconnect network includes a switching element, a control element, a plurality of processor interface units, a plurality of memory interface units, and a plurality of application control units. In various embodiments, the processing elements and the interconnect network may be implemented in a field-programmable gate array.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
L-3 COMMUNICATIONS INTEGRATED SYSTEMS L P10001 JACK FINNEY BLVD GREENVILLE TX 75402

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
DeLaquil, Matthew Pascal Rockwall, US 4 121
Prasanna, Deepak Rockwell, US 15 524

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation