Semiconductor memory device and production method therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8373235
APP PUB NO 20100295135A1
SERIAL NO

12784826

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a static memory cell comprising six MOS transistors, the MOS transistors have a structure in which the drain, gate and source formed on the substrate are arranged in the vertical direction and the gate surrounds the columnar semiconductor layer, the substrate comprises a first active region having a first conductive type and a second active region having a second conductive type, and diffusion layers constructing the active regions are mutually connected via a silicide layer formed on the substrate surface, thereby realizing an SRAM cell with small surface area. In addition, drain diffusion layers having the same conductive type as a first well positioned on the substrate are surrounded by a first anti-leak diffusion layer and a second anti-leak diffusion layer having a conductive type different from the first well and being shallower than the first well, and thereby controlling leakage to the substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNISANTIS ELECTRONICS SINGAPORE PTE LTDSINGAPORE 179098

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Arai, Shintaro Tokyo, JP 51 1385
Masuoka, Fujio Tokyo, JP 412 6771

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation